Skip to content

“Fault Tolerant Nanoscale Architecture based on Linear Threshold gates, with redundancy”

Aymerich, N., Rubio, A., “Fault Tolerant Nanoscale Architecture based on Linear Threshold gates, with redundancy”. Proc. Design of Electronic Circuits and Systems, October 2010.